



## **Multi-core Timing Analysis**

An *industrial approach* for multi-core airborne software timing verification using DO-178C/CAST-32A


Ian Broster, Christos Evripidou (Rapita) Francisco Cazorla, Enrico Mezetti, Suzana Milutinovic (BSC)



### Multi-core processors (MCP) are (really) here

- They are available and lots of people trying to use them in critical systems
- Big issue:
  - "How much does an application on one core affect another?"
  - Software timing/contention
- Our solution: new MCP timing analysis process and tooling
  - 1. Methodology
    - V-model with traceability to objectives in CAST-32A
  - 2. Technologies for timing tests
    - Microbenchmarks, contenders, RapiTime, Automation
  - 3. Certification evidence
    - Tool qualification and traceable process

### Industrialization of research in numbers








# Challenges with multi-core Processors



What's so hard with multi-cores?

# Each core can influence other cores $\Rightarrow$ Timing/delays/contention



FAA/CAA rationale for using multi-cores [CAST-32A]

- Potential performance improvement
- Obsolescence of single-core



### FAA/CAA: CAST-32A




- "several applications may therefore attempt to access the same shared resources of the MCP (such as memory, cache and external interfaces) at the same time causing contention for those resources"
- "..interconnects to handle and arbitrate the demands for MCP resources, but the contention for shared resources between applications usually causes delays in access to resources..."
- "There could be functional interference between applications via MCP mechanisms"
- "...to behave in a non-deterministic or unsafe manner, or could prevent them having sufficient time to complete the execution of their safety-critical functionality".





QorlQ<sup>™</sup> P4080 Block Diagram





N/M/


### 

### An experiment on Cache Impact

- Application reading x Kb of data from memory on one core
- Opponents also reading data from memory on some other cores
- Used RVS for timing measurements
  - Integration with PikeOS PROXIMA tracing mechanism
- Parameters:
  - Size of data
  - Number of opponents enabled
- P4080 Memory architecture




#### 4KB - 200KB





### Adding Opponents on other cores

4KB - 200KB






### Larger Data size with an opponent



4kB - 1500kB








### Big data read with 1, 2, 3 Opponents







# **Multi-Core Methodology**



### Principles for MCP/WCET timing analysis

- P1: "The best model of a processor is the processor itself"!
  - No cost-effective static model of the processor


### P2: "Measurements, measurements and more measurement (and analysis)".

- Need to have "built-in" observability channels
- Define minimum set of what are you looking for
- Combine measurements with static analysis

### • P3: "You shall trust no-one".

- Verify all key assumptions by evidence based analysis
- More detailed for "key" contributors
- P4: "No tool (one-button) solution exists".
  - Engineering wisdom for problem formulation and analysis of results
  - Embedded experts on experimental design and running tests
  - Automation of the evidence generation phase

### Multi-core timing analysis for DO-178C





### MuBT



BSC's multi-core microbenchmark technology (mµBT) and timing and performance analysis experience

- Multi-core Microbenchmarks
  - Characterise Multicore timing
  - Identify interference
  - Verify HW/RTOS/SW assumptions

#### Multi-cores in real-time systems: opportunities and challenges

Multi-core processors are becoming the baseline computing solution in critical embedded systems. While multi-cores allow high software integration levels, hence reducing hardware procurement and SWaP (Space, Weight and Power) costs, use of multi-cores challenges current practices in timing analysis.

When planning to use multi-cores, critical real-time system practitioners face the following challenges:

How to limit the impact that contention in multi-cores' shared resource may have on the application's execution time. How to provide evidence of correct multi-core timing behaviour for certification/qualification purposes.

#### BSC's microbenchmark technology

- Developed by BSC + Rapita
- Result of EU project collaboration over 8 years

BSC's mµBT speeds up multi-core adoption. mµBT consists of a set of specialized user-level benchmarks that put high load on multi-cores' shared resources. By running BSC's microbenchmarks against your reference application under analysis, you will get an accurate measure of the impact that resource contention may have on your application's timing behaviour.

mµBT comprises a validation loop that works with Performance Monitoring Counters (PMCs) to provide evidence that the microbenchmarks achieve their intended goal in stressing different processor resources.

mµBT can be tailored for a wide set of multi-core processors. BSC also offers over ten years of experience in multi-core contention analysis to help you to achieve the requirements of certification authorities for the use of multi-cores. For avionics, BSC provides its experience to accomplish CAST32A recommendations in identifying contention (interference) channels, establishing hardware setups that limit contention and providing evidence of the degree of isolation.

BSC's microbenchmark technology can be used not only for performance but also for energy/power analysis. Architectures analysed using BSC's mµBT include: the IBM POWERX family of processors; ORACLE Niagara T2; Cobham Gaisler's NGMP; and the AURIX TX277x family.

#### – Contact

For more information on microbenchmark technology and consultancy service, contact:




Francisco J. Cazorla francisco.cazorla@bsc.es Director of the CAOS group





### Microbenchmarks and contenders


- Each test is implemented as a set of microbenchmark configurations.
  - Use of performance monitoring counters (PMC)
    - Have a library of PMCs and tests (and ways to measure)
  - Opponents, Contenders, "demonic adversaries"
    - Have a library of contenders to exercise specific parts of the MCP
  - Automatic configuration of combinations and execution of tests



х	0		\\ Ente
HEADER			
0	123		\\ μB U
0	1		\\ µB
configuration UID, End of			
10	1315645	\\ IPoint Timestamp	
0	1		\\ PMC
0	560		\\ PMC
11	1329650	\\ IPoint Timestamp	
0	1		\\ PMC
0	16944		\\ PMC
x	0		\\ Ente
HEADER			
0	123		\\ µB L
0	1		\\ µB
configuration UID, End of	HEADER		
10	1315645	\\ IPoint Timestamp	
0	1		\\ PMC
0	560		\\ PMC
11	1329650	\\ IPoint Timestamp	
0	1		\\ PMC
0	16944		\\ PMC
х	0		\\ Ente
HEADER			
0	123		\\ μB L
0	1		\\ µB
configuration UID, End of	HEADER		
10	1315645	\\ IPoint Timestamp	
0	1		\\ PMC
0	560		\\ PMC
11	1329650	\\ IPoint Timestamp	
0	1		\\ PMC
ō	16944		\\ PMC












### Evidence gathering using RapiTime





### RapiTime:

- Is an automated timing analysis tool
- Provides High watermark (HWM) & worst-case execution time (WCET) analysis
- Finds timing problems and helps optimize your code








# **Multi-core Test Examples**



### Zynq UltraScale+






### **Requirements and Understanding**



- Requirement:
  - REQ-1234: The function muB\_L2A\_01 shall complete its execution in 6\*10<sup>-8</sup> cycles.
- Understanding:
  - The board is Zynq UltraScale+.
  - Platform support package: bare metal
  - muB\_L2A\_01 is a memory-intensive function.
  - muB\_L2A\_01 fits in L2 cache, but not L1 cache.
  - muB\_L2A\_01 is statically allocated to CORE 0.
- Interference channels
  - L2 Cache evictions



### Simplified UltraScale+ Memory Hierarchy






### **Test Design**


- Objective:
  - Identify the maximum L2 cache contention that ensures that the Task under Analysis (TuA) finishes within 6\*10<sup>-8</sup> cycles.
- Task Under Analysis: muB\_L2A\_01
- Required metrics:
  - L2 accesses
  - L2 misses
  - CPU cycles
- Added metrics: IL1 misses, DL1 misses, External memory accesses
- Repeat 10 times.
- Scenarios:
  - S1: Execute muB\_L2A\_01 with no resource contenders.
  - S2: Execute muB\_L2A\_01 with one L2 cache resource contender.
  - S3: Execute muB\_L2A\_01 with two L2 cache resource contenders.
  - S4: Execute muB\_L2A\_01 with three L2 cache resource contenders.

### Simplified UltraScale+ Memory Hierarchy






### Task Under Analysis Characterisation



### **Contender Behaviour**

















### **Test Results**



- Strong linear correlation (up to L2 misses cut-off)
  - r=0.9844
  - p=2.79E-30
- Regression analysis:
  - Every L2 miss adds 147 CPU cycles as interference.
- New interference channel:
  - Contention on the bus



### **Industrial Solution and Direction**



- Rapita and BSC offer this as a service
  - Currently doing the method for 3 customers
    - 2 are DO-178C

- What makes this an economic industrial solution:
  - Efficient tooling
  - Process and traceability
  - Corpus of library code, contenders and experiments
  - Expertise and lessons learned



### Summary

- 1. Methodology (V-model)
  - Traceability to objectives in CAST-32A
- 2. Technologies for timing tests
  - Microbenchmarks, contenders, RapiTime, Automation
- 3. Certification evidence
  - Tool qualification and traceable process

